## General Description

The AAT1121 SwitchReg is a 1.5 MHz step-down converter with an input voltage range of 2.7 V to 5.5 V and output as low as 0.6 V . Its low supply current, small size, and high switching frequency make the AAT1121 the ideal choice for portable applications.
The AAT1121 delivers 250 mA of load current, while maintaining a low $30 \mu \mathrm{~A}$ no load quiescent current. The 1.5 MHz switching frequency minimizes the size of external components, while keeping switching losses low. The AAT1121 feedback and control delivers excellent load regulation and transient response with a small output inductor and capacitor.
The AAT1121 is available in a Pb -free, 8 -pin, $2 \times 2 \mathrm{~mm}$ TDFN or STDFN package and is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

- $\mathrm{V}_{\mathrm{IN}}$ Range: 2.7 V to 5.5 V
- $\mathrm{V}_{\text {out }}$ Range: 0.6 V to $\mathrm{V}_{\text {IN }}$
- 250 mA Max Output Current
- Up to 96\% Efficiency
- $30 \mu \mathrm{~A}$ Typical Quiescent Current
- 1.5 MHz Switching Frequency
- Soft-Start Control
- -Over-Temperature and Current Limit Protection
- 100\% Duty Cycle Low-Dropout Operation
- $<1 \mu \mathrm{~A}$ Shutdown Current
- Small External Components
- Ultra-Small TDFN22-8 or STDFN22-8 Package
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Applications

- Bluetooth ${ }^{\text {TM }}$ Headsets
- Cellular Phones
- Digital Cameras
- Handheld Instruments
- Portable Music Players
- USB Devices


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :--- |
| 1 | VP | Input power pin; connected to the source of the P-channel MOSFET. Connect to the input capacitor. |
| 2 | VIN | Input bias voltage for the converter. |
| 3 | GND | Non-power signal ground pin. |
| 4 | FB | Feedback input pin. Connect this pin to an external resistive divider for adjustable output. |
| 5 | N/C | No connect. |
| 6 | EN | Enable pin. A logic high enables normal operation. A logic low shuts down the converter. |
| 7 | LX | Switching node. Connect the inductor to this pin. It is connected internally to the drain of both high- and <br> low-side MOSFETs. |
| 8 | PGND | Input power return pin; connected to the source of the N-channel MOSFET. Connect to the output and <br> input capacitor return. |
| EP |  | Exposed paddle (bottom): connect to ground directly beneath the package. |

## Pin Configuration

## TDFN22-8/STDFN22-8 (Top View)



## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $V_{\text {IN }}$ | Input Voltage and Bias Power to GND | 6.0 | V |
| $\mathrm{~V}_{\text {LX }}$ | LX to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | FB to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{~V}_{\text {EN }}$ | EN to GND | -0.3 to 6.0 | V |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Maximum Soldering Temperature (at leads, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

Thermal Information

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $P_{D}$ | Maximum Power Dissipation | 2 | W |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance ${ }^{2}$ | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## Electrical Characteristics ${ }^{1}$

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted; typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {UvLo }}$ | UVLO Threshold | $\mathrm{V}_{\text {IN }}$ Rising |  |  | 2.6 | V |
|  |  | Hysteresis |  | 250 |  | mV |
|  |  | $\mathrm{V}_{\text {IN }}$ Falling | 2.0 |  |  | V |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Tolerance ${ }^{2}$ | $\mathrm{I}_{\text {OUt }}=0$ to $250 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V | -3.0 |  | 3.0 | \% |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Range |  | 0.6 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | No Load |  | 30 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | EN = GND |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM }}$ | P-Channel Current Limit |  |  | 600 |  | mA |
| $\mathrm{R}_{\mathrm{DS}(\text { ON) }}$ | High-Side Switch On Resistance |  |  | 0.59 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Low-Side Switch On Resistance |  |  | 0.42 |  | $\Omega$ |
| $\mathrm{I}_{\text {LXLEAK }}$ | LX Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0$ to $\mathrm{V}_{\text {IN }}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\begin{gathered} \Delta \mathrm{V}_{\text {Linereg }} / \\ \Delta \mathrm{V}_{\text {IN }} \\ \hline \end{gathered}$ | Line Regulation | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.2 |  | \%/V |
| $\mathrm{V}_{\text {FB }}$ | Feedback Threshold Voltage Accuracy | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | 0.591 | 0.600 | 0.609 | V |
| $\mathrm{I}_{\text {FB }}$ | FB Leakage Current | $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ |  |  | 0.2 | $\mu \mathrm{A}$ |
| $\mathrm{F}_{\text {osc }}$ | Oscillator Frequency |  |  | 1.5 |  | MHz |
| $\mathrm{T}_{5}$ | Startup Time | From Enable to Output Regulation |  | 100 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {sD }}$ | Over-Temperature Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| THYS | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {EN(L) }}$ | Enable Threshold Low |  |  |  | 0.6 | V |
| $\mathrm{V}_{\text {EN(H) }}$ | Enable Threshold High |  | 1.4 |  |  | V |
| $\mathrm{I}_{\mathrm{EN}}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |

[^1]
## Typical Characteristics



Efficiency vs. Load
( $\mathrm{V}_{\text {oUt }}=1.8 \mathrm{~V} ; \mathrm{L}=3.3 \mu \mathrm{H}$ )


Efficiency vs. Load
( $\mathrm{V}_{\text {OUT }}=3.0 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H}$ )


DC Load Regulation
( $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V} ; \mathrm{L}=1.5 \mu \mathrm{H}$ )



DC Load Regulation
( $\mathrm{V}_{\text {OUT }}=3.0 \mathrm{~V} ; \mathrm{L}=4.7 \mu \mathrm{H}$ )


## Typical Characteristics

Soft Start
( $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$; $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$; $\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA} ; \mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF}$ )


Time ( $100 \mu \mathrm{~s} / \mathrm{div}$ )

Output Voltage Error vs. Temperature
$\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$; $\left.\mathrm{I}_{\text {OUT }}=250 \mathrm{~mA}\right)$


Frequency Variation vs. Input Voltage


Line Regulation
( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Switching Frequency Variation
vs. Temperature $\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right)$


No Load Quiescent Current vs. Input Voltage


## Typical Characteristics

P-Channel $R_{\text {DS(ON) }}$ vs. Input Voltage


Load Transient Response
$\left(10 \mathrm{~mA}\right.$ to $250 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$;
$\mathrm{C}_{\text {out }}=4.7 \mathrm{FF} ; \mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF}$ )


Time ( $25 \mu \mathrm{~s} / \mathrm{div}$ )

## N -Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Input Voltage



Load Transient Response
$\left(10 \mathrm{~mA}\right.$ to $250 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ )


Time ( $25 \mu \mathrm{~s} / \mathrm{div}$ )

Line Response
( $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} @ 250 \mathrm{~mA}$; $\mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF}$ )


## Typical Characteristics



## Functional Block Diagram



## Functional Description

The AAT1121 is a high performance $250 \mathrm{~mA}, 1.5 \mathrm{MHz}$ monolithic step-down converter designed to operate with an input voltage range of 2.7 V to 5.5 V . The converter operates at 1.5 MHz , which minimizes the size of external components. Typical values are $3.3 \mu \mathrm{H}$ for the output inductor and $4.7 \mu \mathrm{~F}$ for the ceramic output capacitor.
The device is designed to operate with an output voltage as low as 0.6 V . Power devices are sized for 250 mA current capability while maintaining over 90\% efficiency at
full load. Light load efficiency is maintained at greater than $80 \%$ down to 1 mA of load current.

At dropout, the converter duty cycle increases to $100 \%$ and the output voltage tracks the input voltage minus the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ drop of the P-channel highside MOSFET.

A high-DC gain error amplifier with internal compensation controls the output. It provides excellent transient response and load/line regulation. Soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

## Control Loop

The AAT1121 is a 250 mA current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as shortcircuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than $50 \%$. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor.
The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. The error amplifier reference is fixed at 0.6 V .

## Soft Start / Enable

Soft start increases the inductor current limit point in discrete steps when the input voltage or enable input is applied. It limits the current surge seen at the input and eliminates output voltage overshoot. When pulled low, the enable input forces the AAT1121 into a low-power, non-switching state. The total input current during shutdown is less than $1 \mu \mathrm{~A}$.

## Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis.

## Under-Voltage Lockout

Internal bias of all circuits is controlled via the $\mathrm{V}_{\text {IN }}$ power. Under-voltage lockout (UVLO) guarantees sufficient $\mathrm{V}_{\text {IN }}$ bias and proper operation of all internal circuits prior to activation.

## Applications Information

## Inductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than $50 \%$. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the adjustable and low-voltage fixed versions of the AAT1121 is $0.45 \mathrm{~A} / \mu \mathrm{s}$. This equates to a slope compensation that is $75 \%$ of the inductor current down slope for a 1.8 V output and $3.0 \mu \mathrm{H}$ inductor.

$$
\mathrm{m}=\frac{0.75 \cdot \mathrm{~V}_{\mathrm{O}}}{\mathrm{~L}}=\frac{0.75 \cdot 1.8 \mathrm{~V}}{3.0 \mu \mathrm{H}}=0.45 \frac{\mathrm{~A}}{\mu \mathrm{~S}}
$$

This is the internal slope compensation for the AAT1121. When externally programming to 3.0 V , the calculated inductance is $5.0 \mu \mathrm{H}$.

$$
\begin{aligned}
L & =\frac{0.75 \cdot V_{0}}{m}=\frac{0.75 \cdot V_{0}}{0.45 \mathrm{~A} \frac{\mathrm{~A}}{\mu \mathrm{~s}}} \geqslant 1.67 \frac{\mu \mathrm{~s}}{\mathrm{~A}} \cdot \mathrm{~V}_{0} \\
& =1.67 \frac{\mu \mathrm{~s}}{\mathrm{~A}} \cdot 3.0 \mathrm{~V}=5.0 \mu \mathrm{H}
\end{aligned}
$$

In this case, a standard $4.7 \mu \mathrm{H}$ value is selected.
For most designs, the AAT1121 operates with an inductor value of $1 \mu \mathrm{H}$ to $4.7 \mu \mathrm{H}$. Table 1 displays inductor values for the AAT1121 with different output voltage options.
Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

| Output Voltage (V) | L1 $(\boldsymbol{\mu H})$ |
| :---: | :---: |
| 1.0 | 1.5 |
| 1.2 | 2.2 |
| 1.5 | 2.7 |
| 1.8 | 3.0 |
| 2.5 | 3.9 |
| 3.0 | 4.7 |
| 3.3 | 5.6 |

Table 1: Inductor Values.
The $3.0 \mu \mathrm{H}$ CDRH2D09 series inductor selected from Sumida has a $150 \mathrm{~m} \Omega$ DCR and a 470 mA DC current rating. At full load, the inductor DC loss is 9.375 mW which gives a $2.08 \%$ loss in efficiency for a $250 \mathrm{~mA}, 1.8 \mathrm{~V}$ output.

## Input Capacitor

Select a $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level ( $\mathrm{V}_{\mathrm{PP}}$ ) and solve for $\mathrm{C}_{\mathrm{IN}}$. The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\text {IN }}$ is double the output voltage.

$$
\begin{gathered}
C_{\mathbb{I N}}=\frac{\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{I N}}\right)}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot F_{S}} \\
\frac{V_{0}}{V_{I N}} \cdot\left(1-\frac{V_{0}}{V_{\mathbb{N}}}\right)=\frac{1}{4} \text { for } V_{\mathbb{I N}}=2 \times V_{0} \\
C_{\mathbb{I N ( M I N )}}=\frac{1}{\left(\frac{V_{P P}}{I_{0}}-E S R\right) \cdot 4 \cdot F_{S}}
\end{gathered}
$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, X5R ceramic capacitor with 5.0 V DC applied is actually about $6 \mu \mathrm{~F}$.
The maximum input capacitor RMS current is:

$$
I_{\mathrm{RMS}}=I_{0} \cdot \sqrt{\frac{\mathrm{~V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\mathrm{IN}}}\right)}
$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$
\left.\sqrt{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\text {IN }}}\right.}\right)=\sqrt{\mathrm{D} \cdot(1-\mathrm{D})}=\sqrt{0.5^{2}}=\frac{1}{2}
$$

for $V_{I N}=2 \times V_{0}$

$$
\mathrm{I}_{\text {RMS(MAX) }}=\frac{\mathrm{I}_{0}}{2}
$$

The term $\frac{V_{0}}{V_{\text {W }}} \cdot\left(1-\frac{V_{0}}{V_{\text {W }}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when $\mathrm{V}_{0}$ is twice $\mathrm{V}_{\mathrm{In}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle.
The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT1121. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor (C1) can be seen in the evaluation board layout in Figure 2.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

SwitchReg ${ }^{\text {TM }}$

## I.5MHz, 250mA Step-Down Converter

## Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple. For enhanced transient response and low temperature operation application, a $10 \mu \mathrm{~F}$ ( $\mathrm{X} 5 \mathrm{R}, \mathrm{X} 7 \mathrm{R}$ ) ceramic capacitor is recommended to stabilize extreme pulsed load conditions.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to $4.7 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$
I_{\text {RMS(MAX) }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text {OUT }} \cdot\left(\mathrm{V}_{\text {INMAX }}-\mathrm{V}_{\text {OUT }}\right)}{L \cdot \mathrm{~F} \cdot \mathrm{~V}_{\operatorname{IN}(\text { MAX })}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.

## Adjustable Output Resistor Selection

Resistors R1 and R2 of Figure 1 program the output to regulate at a voltage higher than 0.6 V . To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the suggested value for R2 is $59 \mathrm{k} \Omega$. Decreased resistor values are necessary to maintain noise immunity on the FB pin, resulting in increased quiescent current. Table 2 summarizes the resistor values for various output voltages.

$$
\mathrm{R} 1=\left(\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {REF }}}-1\right) \cdot \mathrm{R} 2=\left(\frac{3.3 \mathrm{~V}}{0.6 \mathrm{~V}}-1\right) \cdot 59 \mathrm{k} \Omega=267 \mathrm{k} \Omega
$$

With enhanced transient response for extreme pulsed load application, an external feed-forward capacitor, (C3 in Figure 1), can be added.

| $\mathrm{V}_{\text {out }}(\mathbf{V})$ | $\begin{gathered} R 2=59 \mathrm{k} \Omega \\ R 1(\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} R 2=221 \mathrm{k} \Omega \\ R 1(\mathrm{k} \Omega) \end{gathered}$ |
| :---: | :---: | :---: |
| 0.8 | 19.6 | 75 |
| 0.9 | 29.4 | 113 |
| 1.0 | 39.2 | 150 |
| 1.1 | 49.9 | 187 |
| 1.2 | 59.0 | 221 |
| 1.3 | 68.1 | 261 |
| 1.4 | 78.7 | 301 |
| 1.5 | 88.7 | 332 |
| 1.8 | 118 | 442 |
| 1.85 | 124 | 464 |
| 2.0 | 137 | 523 |
| 2.5 | 187 | 715 |
| 3.3 | 267 | 1000 |

Table 2: Adjustable Resistor Values For Step-Down Converter.

## Thermal Calculations

There are three types of losses associated with the AAT1121 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output
switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by:

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\frac{\mathrm{I}_{0}^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(\mathrm{H})} \cdot \mathrm{V}_{\mathrm{O}}+\mathrm{R}_{\mathrm{DSON}(\mathrm{LL})} \cdot\left[\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right]\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{sw}} \cdot \mathrm{~F} \cdot \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}}
\end{aligned}
$$

$\mathrm{I}_{\mathrm{Q}}$ is the step-down converter quiescent current. The term $\mathrm{t}_{\text {sw }}$ is used to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at $100 \%$ duty cycle, the total device dissipation reduces to:

$$
P_{\text {TOTAL }}=I_{O}^{2} \cdot R_{D S O N(H S)}+I_{Q} \cdot V_{I N}
$$

Since $\mathrm{R}_{\mathrm{DS}(0 \mathrm{on})}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the $\theta_{\mathrm{JA}}$ for the TDFN22-8 package which is $50^{\circ} \mathrm{C} / \mathrm{W}$.

$$
\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=\mathrm{P}_{\mathrm{TOTAL}} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{AMB}}
$$

## I.5MHz, 250mA Step-Down Converter

## Layout

The suggested PCB layout for the AAT1121 is shown in Figures 2, 3, and 4. The following guidelines should be used to help ensure a proper layout.

1. The input capacitor (C1) should connect as closely as possible to VP (Pin 1), PGND (Pin 8), and GND (Pin 3)
2. C2 and L 1 should be connected as closely as possible. The connection of $L 1$ to the LX pin should be as short as possible. Do not make the node small by using narrow trace. The trace should be kept wide, direct and short.
3. The feedback pin (Pin 4) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. Feedback resistors should be placed as closely as possible to the FB pin (Pin 4) to minimize the length of the high impedance feedback trace. If possible, they should also be placed away from the LX (switching node) and inductor to improve noise immunity.
4. The resistance of the trace from the load return to PGND (Pin 8) and GND (Pin 3) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. A high density, small footprint layout can be achieved using an inexpensive, miniature, non-shielded, high DCR inductor.


Figure 1: AAT1121 Schematic.


Figure 2: AAT1121 Evaluation Board Top Side Layout.


Figure 3: Exploded View of AAT1121 Evaluation Board Top Side Layout.


Figure 4: AAT1121 Evaluation Board Bottom Side Layout.

## Step-Down Converter Design Example

## Specifications

$\mathrm{V}_{\mathrm{O}}=1.8 \mathrm{~V} @ 250 \mathrm{~mA}$, Pulsed Load $\Delta \mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$
$\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 4.2 V (3.6V nominal)
$\mathrm{F}_{\mathrm{s}}=1.5 \mathrm{MHz}$
$\mathrm{T}_{\text {AMB }}=85^{\circ} \mathrm{C}$

### 1.8V Output Inductor

$\mathrm{L} 1=1.67 \frac{\mu \mathrm{~s}}{\mathrm{~A}} \cdot \mathrm{~V}_{\mathrm{O} 2}=1.67 \frac{\mu \mathrm{~s}}{\mathrm{~A}} \cdot 1.8 \mathrm{~V}=3 \mu \mathrm{H}$ (use $3.0 \mu \mathrm{H}$; see Table 1)
For Sumida inductor CDRH2D09-3R0, $3.0 \mu \mathrm{H}, \mathrm{DCR}=150 \mathrm{~m} \Omega$.
$\Delta \mathrm{I}_{\mathrm{L} 1}=\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{L} 1 \cdot \mathrm{~F}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{IN}}}\right)=\frac{1.8 \mathrm{~V}}{3.0 \mu \mathrm{H} \cdot 1.5 \mathrm{MHz}} \cdot\left(1-\frac{1.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=228 \mathrm{~mA}$
$\mathrm{I}_{\mathrm{PKL} 1}=\mathrm{I}_{\mathrm{O}}+\frac{\Delta \mathrm{I}_{\mathrm{L} 1}}{2}=250 \mathrm{~mA}+114 \mathrm{~mA}=364 \mathrm{~mA}$
$P_{\mathrm{L} 1}=\mathrm{I}_{\mathrm{O}}{ }^{2} \cdot \mathrm{DCR}=250 \mathrm{~mA}^{2} \cdot 150 \mathrm{~m} \Omega=9.375 \mathrm{~mW}$

### 1.8V Output Capacitor

$\mathrm{V}_{\text {DROOP }}=0.1 \mathrm{~V}$
$\mathrm{C}_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\mathrm{S}}}=\frac{3 \cdot 0.2 \mathrm{~A}}{0.1 \mathrm{~V} \cdot 1.5 \mathrm{MHz}}=4 \mu \mathrm{~F}($ use $4.7 \mu \mathrm{~F})$
$\mathrm{I}_{\text {RMS }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\mathrm{O}}\right) \cdot\left(\mathrm{V}_{\operatorname{IN(MAX)}}-\mathrm{V}_{\mathrm{O}}\right)}{\mathrm{L} 1 \cdot \mathrm{~F}_{\mathrm{S}} \cdot \mathrm{V}_{\operatorname{IN}(\text { MAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 \mathrm{~V} \cdot(4.2 \mathrm{~V}-1.8 \mathrm{~V})}{3.0 \mu \mathrm{H} \cdot 1.5 \mathrm{MHz} \cdot 4.2 \mathrm{~V}}=66 \mathrm{mArms}$
$P_{\text {esr }}=e s r \cdot I_{\text {RMs }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(66 \mathrm{~mA})^{2}=21.8 \mu \mathrm{~W}$

## Input Capacitor

Input Ripple $\mathrm{V}_{\mathrm{Pp}}=25 \mathrm{mV}$
$\mathrm{C}_{\mathrm{IN}}=\frac{1}{\left(\frac{\mathrm{~V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O}}}-\mathrm{ESR}\right) \cdot 4 \cdot \mathrm{~F}_{\mathrm{S}}}=\frac{1}{\left(\frac{25 \mathrm{mV}}{0.2 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 1.5 \mathrm{MHz}}=1.38 \mu \mathrm{~F}$ (use $4.7 \mu \mathrm{~F}$ )
$I_{\text {RMS }}=\frac{I_{0}}{2}=0.1 \mathrm{Arms}$
$P=e s r \cdot I_{\text {RMS }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(0.1 \mathrm{~A})^{2}=0.05 \mathrm{~mW}$

## AAT1121 Losses

$$
\begin{aligned}
P_{\text {TOTAL }} & =\frac{I_{0}^{2} \cdot\left(R_{\text {DSON }(H S)} \cdot V_{\mathrm{O}}+R_{\mathrm{DSON}(\mathrm{LS})} \cdot\left[\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O}}\right]\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{sW}} \cdot \mathrm{~F} \cdot \mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}} \\
& =\frac{0.2^{2} \cdot(0.59 \Omega \cdot 1.8 \mathrm{~V}+0.42 \Omega \cdot[4.2 \mathrm{~V}-1.8 \mathrm{~V}])}{4.2 \mathrm{~V}} \\
& +(5 \mathrm{~ns} \cdot 1.5 \mathrm{MHz} \cdot 0.2 \mathrm{~A}+30 \mu \mathrm{~A}) \cdot 4.2 \mathrm{~V}=26.14 \mathrm{~mW} \\
T_{\mathrm{JIMAX)}} & =\mathrm{T}_{\text {AMB }}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\text {LOSS }}=85^{\circ} \mathrm{C}+\left(50^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 26.14 \mathrm{~mW}=86.3^{\circ} \mathrm{C}
\end{aligned}
$$

| Output Voltage Vout (V) | $\begin{gathered} R 2=59 \mathrm{k} \Omega \\ R 1(\mathrm{k} \Omega) \end{gathered}$ | $\begin{gathered} R 2=221 \mathrm{k} \Omega^{1} \\ R 1(\mathrm{k} \Omega) \end{gathered}$ | L1 ( $\mu \mathrm{H}$ ) |
| :---: | :---: | :---: | :---: |
| $0.6{ }^{2}$ | - | - | 1.5 |
| 0.8 | 19.6 | 75 | 1.5 |
| 0.9 | 29.4 | 113 | 1.5 |
| 1.0 | 39.2 | 150 | 1.5 |
| 1.1 | 49.9 | 187 | 1.5 |
| 1.2 | 59.0 | 221 | 1.5 |
| 1.3 | 68.1 | 261 | 1.5 |
| 1.4 | 78.7 | 301 | 2.2 |
| 1.5 | 88.7 | 332 | 2.7 |
| 1.8 | 118 | 442 | 3.0/3.3 |
| 1.85 | 124 | 464 | 3.0/3.3 |
| 2.0 | 137 | 523 | 3.0/3.3 |
| 2.5 | 187 | 715 | 3.9/4.2 |
| 3.3 | 267 | 1000 | 5.6 |

Table 3: Evaluation Board Component Values.

| Manufacturer | Part Number | Inductance <br> $(\mu \mathbf{H})$ | Max DC <br> Current (mA) | DCR <br> $(\mathbf{m} \boldsymbol{m})$ | Size (mm) <br> $\mathbf{L x W} \mathbf{W H}$ | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH2D09-1R5 | 1.5 | 730 | 88 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-2R2 | 2.2 | 600 | 115 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-2R5 | 2.5 | 530 | 135 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-3R0 | 3 | 470 | 150 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-3R9 | 3.9 | 450 | 180 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-4R7 | 4.7 | 410 | 230 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D09-5R6 | 5.6 | 370 | 260 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Sumida | CDRH2D11-1R5 | 1.5 | 900 | 54 | $3.2 \times 3.2 \times 1.2$ | Shielded |
| Sumida | CDRH2D11-2R2 | 2.2 | 780 | 78 | $3.2 \times 3.2 \times 1.2$ | Shielded |
| Sumida | CDRH2D11-3R3 | 3.3 | 600 | 98 | $3.2 \times 3.2 \times 1.2$ | Shielded |
| Sumida | CDRH2D11-4R7 | 4.7 | 500 | 135 | $3.2 \times 3.2 \times 1.2$ | Shielded |
| Taiyo Yuden | NR3010 | 1.5 | 1200 | 80 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Taiyo Yuden | NR3010 | 2.2 | 1100 | 95 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Taiyo Yuden | NR3010 | 3.3 | 870 | 140 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| Taiyo Yuden | NR3010 | 4.7 | 750 | 190 | $3.0 \times 3.0 \times 1.0$ | Shielded |
| FDK | MIPWT3226D-1R5 | 1.5 | 1200 | 90 | $3.2 \times 2.6 \times 0.8$ | Chip shielded |
| FDK | MIPWT3226D-2R2 | 2.2 | 1100 | 100 | $3.2 \times 2.6 \times 0.8$ | Chip shielded |
| FDK | MIPWT3226D-3R0 | 3 | 1000 | 120 | $3.2 \times 2.6 \times 0.8$ | Chip shielded |
| FDK | MIPWT3226D-4R2 | 4.2 | 900 | 140 | $3.2 \times 2.6 \times 0.8$ | Chip shielded |

Table 4: Suggested Inductors and Suppliers.

| Manufacturer | Part Number | Value ( $\mu \mathrm{F}$ ) | Voltage Rating | Temp. Co. | Case Size |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Murata | GRM118R60J475KE19B | 4.7 | 6.3 | X5R | 0603 |
| Murata | GRM188R60J106ME47D | 10 | 6.3 | X5R | 0603 |

Table 5: Surface Mount Capacitors.

[^2]
## Ordering Information

| Output Voltage | Package | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2,3}$ |
| :---: | :---: | :---: | :---: |
| 0.6 V | TDFN22-8 | RWXYY | AAT1121IPS-0.6-T14 ${ }^{4}$ |
| 0.6 V | STDFN22-8 | RWXYY | AAT1121IES-0.6-T1 ${ }^{4}$ |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

## Package Information ${ }^{4}$

## TDFN22-8



All dimensions in millimeters.

## 1. $X Y Y=$ assembly and date code.

2. Sample stock is generally held on all part numbers listed in BOLD.
3. Product not available for US market.
 process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.

## STDFN22-8



Top View


Side View


Bottom View


Detail "A"

All dimensions in millimeters.

Advanced Analogic Technologies, Inc.
© Advanced Analogic Technologies, Inc





 brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.


[^0]:     specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    2. Mounted on an FR4 board.

[^1]:     tion with statistical process controls.
    2. Output voltage tolerance is independent of feedback resistor network accuracy.

[^2]:    1. For reduced quiescent current, $\mathrm{R} 2=221 \mathrm{k} \Omega$.
    2. R2 is opened, R1 is shorted.
